

DATA MODUL

Specification

GK133VB-01A

13.3" - 3480x2160 – eDP1.4

Spec Revision: 1.1
Revision Date: 05.02.2024

Note: This specification is subject to change without prior notice

Passion Displayed

Doc.Number:

- Tentative Specification
- Preliminary Specification
- Approval Specification

MODEL NO: GK133VB-01A
Rev.A1.V1 Mini LED

APPROVED BY	SIGNATURE
<hr style="border: 0; border-top: 1px solid black; margin-bottom: 5px;"/> <p>Note :</p> <hr style="border: 0; border-top: 1px solid black; margin-top: 20px;"/> <p>Please return 1 copy for your confirmation with your signature and comments.</p>	<hr style="border: 0; border-top: 1px solid black;"/>

Approved By	Checked By	Prepared By
	MINGHUEI.WANG	YingFu.Lin

CONTENTS

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
2. GENERAL SPECIFICATION	4
2.1 MECHANICAL SPECIFICATION	4
2.2 CONNECTOR TYPE.....	5
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ELECTRICAL ABSOLUTE RATINGS	6
3.1.1 TFT LCD MODULE	6
4. ELECTRICAL SPECIFICATIONS	6
4.1 FUNCTION BLOCK DIAGRAM	6
4.2. INTERFACE CONNECTIONS.....	7
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 BACKLIGHT UNIT	11
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS	11
4.4.1 ELECTRICAL SPECIFICATIONS.....	11
4.4.2 eDP 1.4 Interface Data Format	12
4.5 DISPLAY TIMING SPECIFICATIONS	13
4.5.1 Frame Rate:60HZ.....	13
4.6 POWER ON/OFF SEQUENCE.....	14
5.OPTICAL CHARACTERISTICS	16
5.1 TEST CONDITIONS.....	16
5.2 OPTICAL SPECIFICATIONS	16
6.RELIABILITY TEST ITEM	21
7. PACKING	22
7.1 MODULE LABEL.....	22
7.2 CARTON.....	23
8. PRECAUTIONS	24
8.1 HANDLING PRECAUTIONS.....	24
8.2 STORAGE PRECAUTIONS.....	24
8.3 OPERATION PRECAUTIONS.....	25
Appendix. EDID DATA STRUCTUR	26
Appendix. SYSTEM COVER DESIGN GUIDANCE	29
Appendix. LCD MODULE HANDLING MANUAL	43

HISTORY

Version	Date	Page	Description
1.1	2024.2.05	ALL	New create

1. GENERAL DESCRIPTION

1.1 OVERVIEW

GK133VB-01A is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 UHD, 3840(H) x2160(V) screen and with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

2. GENERAL SPECIFICATION

Item	Specification	Unit	Note
Screen Size	13.3" (diagonal)	inch	-
Driver Element	a-Si TFT active matrix	-	-
Pixel Number	3840 x R.G.B. x 2160	pixel	-
Pixel Pitch	0.0765(H) x 0.0765(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Contrast Ratio	12,000:1 typ		
Transmissive mode	Normally black	-	-
Surface Treatment	HC	-	-
Luminance, White	1300 nits(min)	nits	(2)
Electrical Interface	eDP1.4		
Glass Thickness(LCM)	0.4+0.4	mm	
Frame Rate	60	HZ	
Power Consumption (include LED driver efficiency)	Total 30.336 W (Max.) @ cell 2.12 W (Max.)	W	(1)
Back Light Units	V=12.5V / I=1.896A		(3)
LCD Units electronics	V=3.3V / I=0.546A		(4)
LED Zone size	3.71 * 3.51	mm	

Note 1) The specified power consumption (with converter efficiency) is under the conditions at LCD_VCC = 3.3V, fv = 60Hz, LED_VCCS = 12.5V HDR off and Ta = 25 ± 2 °C, whereas white pattern is displayed with nVidia RTX3080 system

Note (2) Optical pattern is displayed with U-JIG System.

Note (3) LED only.

Note (4) This specification applies to both NT39747 and NT66969.

2.1 MECHANICAL SPECIFICATION

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal (H,w/o screw)	312.9	313.4	313.9	mm	(1)(2)
	Vertical (V,w/o screw)	186.8	187.3	187.8	mm	
	Horizontal (H,w/i screw)	-	314.4	-	mm	
	Vertical (V,w/i screw)	-	188.3	-	mm	
	Thickness (T,w/o standoff)	8.45	8.95	9.45	mm	
	Thickness (T,w/i standoff)	10.12	10.62	11.12	mm	
	Thickness (T,w/i BL Connector)	12.37	12.97	13.57		
Active Area	Horizontal	-	293.76	-	mm	
	Vertical	-	165.24	-	mm	
Weight		-	-	690	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions

2.2 CONNECTOR TYPE

Please refer appendix outline drawing for detail design.

Main Connector Part No.: I-PEX 20849-030E(30pin) 、

Backlight power connector:

First: JH2-D4-143N(14 pin) 、 second: CI0114M1HR0-LA-NH(14pin)

3. ABSOLUTE MAXIMUM RATINGS

3.1 ELECTRICAL ABSOLUTE RATINGS

3.1.1 TFT LCD MODULE


Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	LCD_VCC	3.0	3.6	V	(1)
Converter Input Voltage	LED_VCCS	12.5	-	V	(1)
Converter Control Signal Voltage	LED_PWM,	3.1	3.5	V	3.3V +/-5%
Converter Control Signal Voltage	LED_EN	3.1	3.5	V	3.3V +/-5%

Note:

- (1) Stresses beyond those listed in above “ELECTRICAL ABSOLUTE RATINGS” may cause permanent damage to the device. Normal operation should be restricted to the conditions described in “ELECTRICAL CHARACTERISTICS”.
- (2) There is no limitation about applying LCD_VCC without LED_VCCS and no limitation on power-up sequence.
- (3) There is no limitation about apply LED_VCCS without LCD_VCC and no limitation on power-up sequence.

4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM




4.2. INTERFACE
CONNECTIONS

Main connector PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	VCCS_3V3	3.3V input	power pin
2	VCCS_3V3	3.3V input	power pin
3	VCCS_3V3	3.3V input	power pin
4	VCCS_3V3	3.3V input	power pin
5	VCCS_3V3	3.3V input	power pin
6	GND	Ground	
7	GND	Ground	
8	SDA	I2C Pin	
9	SCL	I2C Pin	
10	GND	Ground	
11	HPD	HPD signal pin	
12	GND	Ground	
13	DP_AUXN	Complement Signal Auxiliary Channel	
14	DP_AUXP	True Signal Auxiliary Channel	
15	GND	Ground	
16	RX0P	eDP differential data0 input (Positive)	
17	RX0N	eDP differential data0 input (Negative)	
18	GND	Ground	
19	RX1P	eDP differential data1 input (Positive)	
20	RX1N	eDP differential data1 input (Negative)	
21	GND	Ground	
22	RX2P	eDP differential data2 input (Positive)	
23	RX2N	eDP differential data2 input (Negative)	
24	GND	Ground	
25	RX3P	eDP differential data3 input (Positive)	
26	RX3N	eDP differential data3 input (Negative)	
27	GND	Ground	
28	LED_EN	LED On / Off	
29	LED_PWM	PWM signal pin	
30	AGING	Aging test	

Pin	Symbol	Description	Remark
1	GND	Ground	
2	GND	Ground	
3	GND	Ground	
4	BLVCC_S	backlight power	power pin
5	BLVCC_S	backlight power	power pin
6	BLVCC_S	backlight power	power pin
7	BLVCC_S	backlight power	power pin
8	BLVCC_S	backlight power	power pin
9	BLVCC_S	backlight power	power pin
10	BLVCC_S	backlight power	power pin
11	GND	Ground	
12	GND	Ground	
13	GND	Ground	
14	GND	Ground	

Note (1) The first pixel is odd as shown in the following figure.




Note (2) The setting of BIST function are as follows.

Pin	Enable	Disable
AGING	HI	Lo or Open

Hi = High level, Lo = Low level. BIST mode:3.3V

LCD panel self-test (BIST mode) pattern are shown as below image. Each pattern displays 4 sec and recurring.



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter	Symbol	Value			Unit	Note	
		Min.	Typ.	Max.			
Power Supply Voltage	LCD_VCC	3.0	3.3	3.6	V	(1)	
Ripple Voltage	V _{RP}	-	-	100	mV	(1)	
Inrush Current	I _{RUSH}	-	-	1.8	A	(1),(2)	
Power Supply Current	Mosaic 8*8	I _{CC}		TBD	--	A	(3)a
	Black			TBD	--	A	(3)b
	(HeavyPattern)			TBD	--	A	(3)c
HPD output voltage		2.25	-	3.6	V		
HPD Impedance	R _{HPD}	-	100K	-	ohm	(4)	
HPD	High Level		2.25	-	-	V	(5)
	Low Level		0	-	0.7	V	(5)

Note (1) The ambient temperature is Ta = 25 ± 2 °C.


Note (2) I_{RUSH}: the maximum current when LCD_VCC is rising

I_{is}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.




LCD VCC rising time is 0.5ms




Note (3) The specified power supply current is under the conditions at LCD_VCC = 3.3 V, $T_a = 25 \pm 2 \text{ }^\circ\text{C}$, DC Current and $f_v = 60 \text{ Hz}$, HDR off whereas a power dissipation check pattern below is displayed.


a. Mosaic Pattern



b. black



c. Heavy Pattern(pixel on/off)



Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.

Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action.

4.3.2 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Parameter	Symbol	Value(w/ Buck & LED driver)			Value(w/o Buck & LED driver)			Unit	Note
		Min.	Typ.	Max.	Min.	Typ.	Max.		
BLU Power Supply Voltage	VL	--	--	14.5	--	--	12.5	V	(1)
BLU Power Supply Current	IL	2.015			1.896			A	
Power Consumption	PL	--	--	28.218	--	--	23.703	W	
LED Life Time	LBL	min. (30000)						Hrs	(2)

Note:


- (1) Parallel:1 strings
Series: 4 pcs
Partition:960 area
the backlight uses buck circuit 14.5V/ 3A
- (2) LED chip Life time, L(70), Ta(25°C) 30,000 hr. (Temp.)

4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0.3		0.7	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75-		200-	nF	(2)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort™ Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested. please contact us.



(2) AUX CH consists of an AC-coupled, doubly-terminated differential pair. Manchester-II coding is used as the channel coding for AUX transaction over AUX CH. AUX CH provides a data rate of 1Mbps.



3) The Main-Link consists of one, two, or four AC-coupled, doubly terminated differential pairs. Eight link rates are supported (1.62/2.16/2.43/2.7/3.24/4.32/5.4/8.1 Gbps). All enabled lanes must be operating at the same link rate. There is no dedicated clock channel. The clock is extracted from the data stream itself that is encoded with ANSI 8b/10b coding rule.



4.4.2 eDP 1.4 Interface Data Format

Lane 0	Lane 1	Lane 2	Lane 3
R0-7:0	R1-7:0	R2-7:0	R3-7:0
G0-7:0	G1-7:0	G2-7:0	G3-7:0
B0-7:0	B1-7:0	B2-7:0	B3-7:0
R4-7:0	R5-7:0	R6-7:0	R7-7:0
G4-7:0	G5-7:0	G6-7:0	G7-7:0
B4-7:0	B5-7:0	B6-7:0	B7-7:0
R8-7:0	R9-7:0	R10-7:0	R11-7:0
G8-7:0	G9-7:0	G10-7:0	G11-7:0
B8-7:0	B9-7:0	B10-7:0	B11-7:0

8 bit RGB Mapping to a 4-Lane Main-Link

SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

4.5.1 Frame Rate:60HZ


Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
DCLK	Frequency	1/Tc	-	537.5	-	MHz	-
DE	Vertical Total Time	TV	-	2222	-	TH	-
	Vertical Active Display Period	TVD	-	2160	-	TH	-
	Vertical Active Blanking Period	TVB	-	62	-	TH	-
	Horizontal Total Time	TH	-	4000	-	Tc	-
	Horizontal Active Display Period	THD	-	3840	-	Tc	-
	Horizontal Active Blanking Period	THB	-	160	-	Tc	-

Note (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 60Hz refresh rate. We can only assure the panel's electrical function at power saving mode.

INPUT SIGNAL TIMING DIAGRAM



SEQUENCE



Time Specifications

Parameter	Description	Reqd. By	Value		Unit	Notes
			Min	Max		
T1	Power rail rise time, 10% to 90%	Source Device	0.5	10	ms	-
T2	Delay from LCD, V _{CCS} to black video generation	Sink Device	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source device. ^{2,3}
T3	Delay from LCD, V _{CCS} to HPD high	Sink Device	0	200	ms	Sink device AUX CH must be operational upon HPD high. ⁴
T4	Delay from HPD high to link training initialization	Source Device	0	-	ms	Allows for Source device to read Link capability and initialize
T5	Link training duration	Source Device	0	-	ms	Dependant on Source device link training protocol
T6	Link idle	Source Device	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization

T7	Delay from valid video data from Source to video on display	Sink Device	0	50	ms	Max value allows for the Sink device to validate video data and timing. At the end of T7, the Sink device will indicate that it detection valid video data, by setting the RECEIVE_PORT_0_STATUS bit of the STATUS bit of the SINK_STATUS register (DPCD Address 00205h, bit 0) to logic 1, and Sink device will no longer generate automatic Black Video
T8	Delay from valid video data from Source to backlight on	Source Device	80	-	ms	The Source device must assure display video is stable
T9	Delay from backlight disable to end of valid video data	Source Device	50	-	ms	The Source device must assure that the backlight is no longer illuminated. At the end of T9, the Sink device will indicate that it did not detect valid video data, by setting the RECEIVE_PORT_0_STATUS bit of the SINK_STATUS register (DPCD Address 00205h, bit 0;) to logic 0, and the Sink device will automatically display Black Video. ^{2,3}
T10	Delay from end of valid video data from Source to power off	Source Device	0	500	ms	
T11	V _{CCS} power rail fall time, 90% to 10%	Source Device	0.5	10	ms	-
T12	V _{CCS} Power off time	Source Device	500	-	ms	

Remark:

1. Please don't plug or unplug the interface cable when system is turned on.
2. The Sink device must include the ability to automatically and autonomously generate Black Video. The Sink device must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "No Video Stream Flag" (VB-ID Bit 3) is received from the Source device (at the end of T9)
3. The Sink device can implement the ability to disable the automatic Black Video function, as described in footnote "2", for system development and debugging purposes.
4. The Sink must support AUX Channel polling by the Source immediately following LCD VCC power-on without causing damage to the Sink device (the Source device can re-try if the Sink is not ready). The Sink device must be able to response to an AUX Channel transaction within the time specified within T3 max.

5. OPTICAL CHARACTERISTICS
5.1 TEST CONDITIONS


Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	Vcc	2.9	V
Input Signal	According to typical value in "4.3. ELECTRICAL CHARACTERISTICS"		
LED Light Bar Input Current	IL	1900	mA

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio	CR	$\theta=0^\circ$	-	12000 (with Local dimming)	-	-	(2),(4),(6)
		$\theta=0^\circ$	800	1100			
		$\phi 45^\circ, \theta=45^\circ$	200	300			
		$\phi 135^\circ, \theta=45^\circ$	200	300			
		$\phi 225^\circ, \theta=45^\circ$	200	300			
		$\phi 315^\circ, \theta=45^\circ$	200	300			
Luminance of White	SDR		1300	--		cd/m ²	(3),(5),(6)
Color Chromaticity	Red	Rx	Typ -0.03	TBD	Typ +0.03	-	(1),(6)
		Ry		TBD		-	
	Green	Gx		TBD		-	
		Gy		TBD		-	
	Blue	Bx		TBD		-	
		By		TBD		-	
	White	Wx		0.313		-	
		Wy		0.329		-	
Color gamut Ratio	NTSC		91	96	-	%	(7)
	DCI-P3		95	100	-		
Color gamut Coverage	DCI-P3		86	91		%	(7)
Viewing Angle	Horizontal	θ_{x+}	CR≥10	80	85		(1),(4),(6)
		θ_{x-}		80	85	-	
	Vertical	θ_{y+}		80	85	-	
		θ_{y-}		80	85	-	
White Variation	δW_{5p}	$\theta_x=0^\circ, \theta_y=0^\circ$	80	85	-	%	(4),(5),(6)
	δW_{13p}	$\theta_x=0^\circ, \theta_y=0^\circ$	60	65	-	%	
Gamma(without local dimming)	-	-	1.9	2.2	2.5		
Response Time	T _R +T _F	center	-	-	35	ms	(6),(8)
Flicker	at 60Hz	center	-	-	-25	dB	(6),(9)
Cross-talk	at 60Hz	w/o Halo effect	-	-	2	%	(6),(10)
Image Sticking	IS	60°C 4Hr		TBD			

Note (1) Definition of (θ_x, θ_y) :



Note (2) Definition of Contrast Ratio (CR):

Under **Full-screen long-duration sequence displays a full screen**

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{255} / L_0$$

L255: Luminance of gray level 255

L 0: Luminance of gray level 0 CR = CR (1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (5).

Note (3) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of gray level 255 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (5)

Note (4) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.

Note (6) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Note (7) Definition of color gamut:

$$NTSC = \text{Area}_C / \text{Area}_A * 100\%$$

$$DCI\text{-}PI = \text{Area}_D / \text{Area}_B * 100\%$$

R_{NTSC} , G_{NTSC} , B_{NTSC} : color coordinates of red, green, and blue defined by NTSC, respectively.

$R_{DCI\text{-}P3}$, $G_{DCI\text{-}P3}$, $B_{DCI\text{-}P3}$: color coordinates of red, green, and blue defined by DCI-P3, respectively.


R , G , B : color coordinates of module on 255 gray levels of red, green, and blue, respectively.

Area_A: The area of triangle defined by R_{NTSC} , G_{NTSC} , B_{NTSC}


Area_B: The area of triangle defined by $R_{DCI\text{-}P3}$, $G_{DCI\text{-}P3}$, $B_{DCI\text{-}P3}$

Area_C: The area of triangle defined by R , G , B

Area_D: The overlap area of triangle defined by R , G , B and triangle defined by $R_{DCI\text{-}P3}$, $G_{DCI\text{-}P3}$, $B_{DCI\text{-}P3}$




Note (8) Definition of Response Time (T_R , T_F): Under DC BLU and Panel temperature: 25°C by INX instrument




Note (9) Definition of Flicker

Flicker is the pattern usually used to describe the visual sensation produced by a rapidly varying light intensity. There should follow flicker specification in normal direction of the display when the following figure is loaded
Measurement equipment: CA-310 or similar equipments
Test method: Contrast mode.



Flicker checker pattern (Column inversion: L0/L127)

Note(10): Definition of crosstalk



Crosstalk pattern

L127 gray pattern

$$\text{Crosstalk(Max Ratio)} = \frac{(\text{Brightness at Right L127 gray pattern} - \text{Brightness at Left checker pattern})}{\text{Brightness at Right L127 gray pattern}}$$

6.RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	80°C, 240 hours	(1)(2)(4)
Low Temperature Storage Test	-30°C, 240 hours	
Thermal Shock Storage Test	-40°C(60min)~ 85°C(60min), 50cycles	
High Temperature Operation Test	70°C, 240 hours	
Low Temperature Operation Test	-20°C, 240 hours	
High Temperature & High Humidity Storage Test	60°C, 90%RH, 240 hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±4KV, class B Condition 2 : Air Discharge, ±8KV, class C	(2)
Shock Test (Non-Operating)	100G for half sine 6ms, 3 times for each direction of ±X,±Y,±Z	(2)(3)
Package Vibration Test	1.14Grms Random frequency 1~200Hz 30min/Bottom, 15min/Right-Left, 15min/Front-Back	(2)
Packing Drop Test	<follow ISTA(1A) > 0kg ≤ W < 10kg : 76cm 10kg ≤ W < 19kg : 61cm	(2)

Note (1) Evaluation should be tested after storage at room temperature for more than two hour.

Note (2) After the reliability test, the product only guarantees operation function, but don't guarantee all of the cosmetic specification.

Note (3) At testing Shock and Vibration, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.


Note (4) Under no condensation of dew.

7.

PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: GK133VB-01A
- (b) Revision: Rev. **XX**, for example: B1, B2 ... etc. ↵
- (c) Serial ID: AX X X X XX Y M D L N N N N ↵
 - Serial No. (系統帶出) ↵
 - Product Line (grade, 系統帶出) ↵
 - Year, Month, Date (系統帶出) ↵
 - Dash-code** for product name mapping, generated by PDM system ↵
 - CMO Internal Use (廠別 Code, 系統帶出) ↵
 - Revision (系統帶出, 跟著 BOM 版次變更) ↵
 - INX Internal Use (Model Code, 系統帶出, 固定不變) ↵
- (d) Production Location: MADE IN XXXX. XXXX stands for production location. ↵

7.2 CARTON

Figure. 7-2 Packing method

PRECAUTIONS**8.1 HANDLING PRECAUTIONS**

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Appendix. EDID DATA STRUCTUR



The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPD standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	00	Header	00	00000000
1	01	Header	FF	11111111
2	02	Header	FF	11111111
3	03	Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	11111111
6	06	Header	FF	11111111
7	07	Header	00	00000000
8	08	EISA ID manufacturer name ("CMN")	0D	00110000
9	09	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	77	01110111
11	0B	ID product code (MSB)	13	00010011
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	20	00100000
17	11	Year of manufacture (fixed year code)	1B	00011011
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	A5	10100101
21	15	Active area horizontal ("29.376cm")	1D	00011101
22	16	Active area vertical ("16.524cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EE	11101110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	95	10010101
27	1B	Rx=0.64	A3	10100011
28	1C	Ry=0.33	54	01010100
29	1D	Gx=0.3	4C	01001100
30	1E	Gy=0.6	99	10011001
31	1F	Bx=0.15	26	00100110
32	20	By=0.06	0F	00001111
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001



42	2A		01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("533.28"MHz, According to	50	01010000
55	37	# 1 Pixel clock (hex LSB first)	D0	11010001
56	38	# 1 H active ("3840")	00	00000000
57	39	# 1 H blank ("160")	A0	10100000
58	3A	# 1 H active : H blank ("3840 : 160")	F0	11110000
59	3B	# 1 V active ("2160")	70	01110000
60	3C	# 1 V blank ("62")	3E	00111110
61	3D	# 1 V active : V blank ("2160 : 62")	80	10000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("3 : 5")	35	00110101
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("293 mm")	25	01111101
67	43	# 1 V image size ("165 mm")	A5	11010110
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
72	48	Detailed timing description # 2 Pixel clock ("533.28"MHz, According to	00	01010000
73	49	# 2 Pixel clock (hex LSB first)	D0	11010000
74	4A	# 2 H active ("3840")	00	00000000
75	4B	# 2 H blank ("160")	A0	10100000
76	4C	# 2 H active : H blank ("3840 : 160")	F0	11110000
77	4D	# 2 V active ("2160")	70	01110000
78	4E	# 2 V blank ("1173")	95	10010101
79	4F	# 2 V active : V blank ("2160 : 1173")	84	10000100
80	50	# 2 H sync offset ("48")	30	00110000
81	51	# 2 H sync pulse width ("32")	20	00100000
82	52	# 2 V sync offset : V sync pulse width ("3 : 5")	35	00110101
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
84	54	# 2 H image size ("293 mm")	25	00000000
85	55	# 2 V image size ("165 mm")	A5	10100101
86	56	# 2 H image size : V image size	10	00000000
87	57	# 2 H boarder ("0")	00	00000000




88	58	# 2 V boarder ("0")	00	00000000
89	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative	1A	00011010
90	5A	NA	00	00000000
91	5B	NA	00	00000000
92	5C	NA	00	00000000
93	5D	NA	00	00000000
94	5E	NA	00	00000000
95	5F	NA	00	00000000
96	60	NA	00	00000000
97	61	NA	00	00000000
98	62	NA	00	00000000
99	63	NA	00	00000000
100	64	NA	00	00000000
101	65	NA	00	00000000
102	66	NA	00	00000000
103	67	NA	00	00000000
104	68	NA	00	00000000
105	69	NA	00	00000000
106	6A	NA	00	00000000
107	6B	NA	00	00000000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	For Brightness Table and Power Consumption	02	00000010
112	70	# 4 Flag	00	00000000
113	71	PWM % [7:0] @ Step 0 = 5%	0C	00001100
114	72	PWM % [7:0] @ Step 5 = 18%	2D	00101101
115	73	PWM % [7:0] @ Step 10 = 100%	FF	11111111
116	74	Nits [7:0] @ Step 0 = 17nits	11	00010001
117	75	Nits [7:0] @ Step 5 = 60nits	3C	00111100
118	76	Nits [7:0] @ Step 10 = 340nits	AA	10101010
119	77	Panel Electronics Power @32x32 Chess Pattern =1250mW	1F	00011111
120	78	Backlight Power @60 nits =537mW	0D	00001101
121	79	Backlight Power @Step 10 =3041mW	26	00100110
122	7A	Nits @ 100% PWM Duty =340nit	AA	10101010
123	7B	Flags	00	00000000
124	7C	Flags	00	00000000
125	7D	Flags	00	00000000
126	7E	Extension flag	00	00000000
127	7F	Checksum	B6	10110110

Appendix. SYSTEM COVER DESIGN GUIDANCE





0.	Permanent deformation of system cover after reliability test
	
Definition	<p>System cover including front and rear cover may deform during reliability test. Permanent deformation of system front and rear cover after reliability test should not interfere with panel. Because it may cause issues such as pooling, abnormal display, white spot, and also cell crack.</p> <p>Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>
1.	Design gap A between panel & any components on system rear-cover
	

<p>Definition</p>	<p>Gap between panel's maximum thickness boundary & system's inner surface components such as wire, cable, extrusion is needed for preventing from backpack or pogo test fail. Because zero gap or interference may cause stress concentration. Issues such as pooling, abnormal display, white spot, and cell crack may occur. Maximum flatness of panel and system rear-cover should be taken into account for gap design. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>
<p>2</p>	<p>Design gap B1 & B2 between panel & protrusions</p>

	
<p>Definition</p>	<p>Gap between panel & protrusions is needed to prevent shock test failure. Because protrusions with small gap may hit panel during the test. Issue such as cell crack, abnormal display may occur. The gap should be large enough to absorb the maximum displacement during the test. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>
<p>3</p>	<p>Design gap C between system front-cover & panel surface.</p>
	
<p>Definition</p>	<p>Gap between system front-cover & panel surface is needed to prevent pooling or glass broken. Zero gap or interference such as burr and warpage from mold frame may cause pooling issue near system front-cover opening edge. This phenomenon is obvious during swing test, hinge test, knock test, or during pooling inspection procedure. To remain sufficient gap, design with system rib higher than maximum panel thickness is recommended. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>
<p>4</p>	<p>Design gap D1 & D2 between system front-cover & PCB Assembly.</p>

	
<p>Definition</p>	<p>Same as point 2 and 3, but focus on PCBA side.</p>
<p>5</p>	<p>Interference examination of antenna cable and WebCam wire</p>
	
<p>Definition</p>	<p>Antenna cable or WebCam wire should not overlap with panel outline. Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>
<p>6</p>	<p>Interference examination of antenna cable and Web Cam wire</p>
	
	<p>If the antenna cable or Web Cam wire must overlap with the panel outline, both sides of the antenna cable or Web Cam wire must have a sponge(Sponge material can not contain NH3) and sponge require higher antenna cable or Web Cam wire.(Antenna cable or Web Cam wire should not overlap with TCON,COF/FPC,Driver IC) Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer</p>

PRODUCT SPECIFICATION

	reference.
7	System rear-cover inner surface examination
	
Definition	Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.
8	Tape/sponge design on system inner surface
	
Definition	To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack test, tape/sponge should be well covered under panel rear-cover. Because tape/sponge in separate location may act as pressure concentration location.
9	Material used for system rear-cover
	
Definition	System rear-cover material with high rigidity is needed to resist deformation during scuffing test, hinge test, pogo test, or backpack test. Abnormal display, white spot, pooling issue may occur if low rigidity material is used. Pooling issue may occur because screw's boss positioning for module's bracket are deformed during open-close test. Solid structure design of system rear-cover may also influence the rigidity of system rear-cover. The deformation of system rear-cover should not caused interference.
10	System base unit design near keyboard and mouse pad
	
Definition	To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack

PRODUCT SPECIFICATION

	test, sharp edge design in keyboard surface may damage panel during the test. We suggest to use slope edge design, or to reduce the thickness difference of keyboard/mouse pad from the nearby surface.
11	Screw boss height design
Definition	Screw boss height should be designed with respect to the height of bracket bottom surface to panel bottom surface + flatness change of panel itself. Because gap will exist between screw boss and bracket, if the screw boss height is smaller. As result while fastening screw, bracket will deformed and pooling issue may occur.
12	Assembly SOP examination for system front-cover with Hook design
Definition	To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel.
13	Assembly SOP examination for system front-cover with Double tape design
Definition	To prevent panel crack during system front-cover assembly process with double tape design, it is only allowed to give slight pressure (MAX 3 Kgf/50mm ²) with large contact area. This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the

PRODUCT SPECIFICATION

	assembly.														
14	<p>System front-cover assembly reference with Double tape design</p>														
Definition	To prevent system front-cover peeling at double tape contact area, Height difference between system front-cover assembly reference such as wall or components stack (wire, spacer) and double tape top surface must be less than 0.05mm.														
15	<p>Touch Application : TP and LCD Module Combination for White Line Prevention</p> <table border="1"> <thead> <tr> <th colspan="2">Parameter consideration for White Line Issue :</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>TP VA to LCD AA distance</td> </tr> <tr> <td>2</td> <td>TP Assembly tolerance</td> </tr> <tr> <td>3</td> <td>TP Ink Printing tolerance</td> </tr> <tr> <td>4</td> <td>Sponge thickness and tolerance</td> </tr> <tr> <td>5</td> <td>Inspection/Viewing Angle specification</td> </tr> <tr> <td>6</td> <td>Polarizer edge to LCD AA distance and tolerance</td> </tr> </tbody> </table> <p>Polarizer edge to LCD AA distance can be derived by “AA~Outline” – “CF Pol~Outline” with respect to INX 2D Outline Drawing on each side.</p>	Parameter consideration for White Line Issue :		1	TP VA to LCD AA distance	2	TP Assembly tolerance	3	TP Ink Printing tolerance	4	Sponge thickness and tolerance	5	Inspection/Viewing Angle specification	6	Polarizer edge to LCD AA distance and tolerance
Parameter consideration for White Line Issue :															
1	TP VA to LCD AA distance														
2	TP Assembly tolerance														
3	TP Ink Printing tolerance														
4	Sponge thickness and tolerance														
5	Inspection/Viewing Angle specification														
6	Polarizer edge to LCD AA distance and tolerance														

PRODUCT SPECIFICATION

<p>Definition</p>	<p>For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear.</p> <p>Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.</p> <p>The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.</p> <p>Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").</p> <p>Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk assessment for customer reference.</p>
<p>16</p>	<p>Color of system front-cover material</p>
<p>Definition</p>	<p>To prevent light leakage is seen at system front-cover due to material transparency, we suggest using dark color material (black) for system front-cover design.</p>
<p>17</p>	<p>Inspection spec of gap E between system front-cover to LCD module surface</p>


PRODUCT SPECIFICATION

	<p>Section X-X</p> <p>Section Y-Y</p>
<p>Definition</p>	<p>To maintain gap E (gap of system front-cover to LCD module) in its inspection spec, especially at location with maximum LCD deformation (center of LCD length), we recommend adding spacer with design gap A smaller or equal to gap E.</p> <p>The allowable spacer mating location is on module metal frame outside LCD Active-Area.</p> <p>Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.</p>


Appendix. LCD MODULE HANDLING MANUAL

Purpose	<ul style="list-style-type: none"> • This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. • This manual provides guide in unpacking and handling steps. • Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss.
1.	Unpacking
<div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;">  </div> <div style="text-align: center;"> <p>Open carton</p>  </div> <div style="text-align: center;"> <p>Remove EPE Cushion</p>  </div> </div> <div style="text-align: center; margin: 10px 0;">↓</div> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;">  <p>Open plastic bag</p> </div> <div style="text-align: center;">  <p>Cut Adhesive Tape</p> </div> <div style="text-align: center;">  <p>Remove EPE Cushion</p> </div> </div>	
2.	Panel Lifting


Remove PET Cover




Remove PE Foam



Handle with care
(see next page)





Finger Slot

Use slots at both sides for finger insertion.
Handle panel upward with care.

3. Do and Don't

Do :

- Handle with both hands.
- Handle panel at left and right edge.



Don't :

- Lifting with one hand.




- Handle at PCBA side.



PRODUCT SPECIFICATION

Don't :

- Stack panels.



- Press panel.



Don't :

- Put foreign stuff onto panel



- Put foreign stuff under panel



Don't :

- Paste any material unto white reflector sheet



Don't :

- Pull / Push white reflector sheet



Don't :

- Hold at panel corner.



Don't :

- Twist panel.



Do :

- Hold panel at top edge while inserting connector.



Don't :

- Press white reflector sheet while inserting connector.



Do :

- Remove panel protector film starts from pull tape



Don't :

- Remove panel protector film From film another side.



Don't :

- Touch or Press PCBA Area.



DATA MODUL

Passion Displayed



All good things come in threes:

With **Hardware**, **Software** and **Services**, we realise unique display solutions that turn your ideas into reality.

www.data-modul.com

