


Specification

TX31D200VM0BAA

12.3" - 1280 x 480 – LVDS

Spec Revision:
Revision Date: 08.11.2024

Note: This specification is subject to change without prior notice



FOR MESSRS : _____

DATE : Nov.08th,2024

TECHNICAL DATA
TX31D200VM0BAA

Contents

No.	ITEM	SHEET No.	PAGE
1	COVER	JDC900000029-1	1-1/1
2	RECORD OF REVISION	JDC900000029-1	2-1/1
3	GENERAL DATA	JDC900000029-1	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	JDC900000029-1	4-1/1
5	ELECTRICAL CHARACTERISTICS	JDC900000029-1	5-1/2~2/2
6	OPTICAL CHARACTERISTICS	JDC900000029-1	6-1/2~2/2
7	BLOCK DIAGRAM	JDC900000029-1	7-1/1
8	LCD INTERFACE	JDC900000029-1	8-1/7~7/7
9	OUTLINE DIMENSIONS	JDC900000029-1	9-1/2~2/2

ACCEPTED BY: _____

PROPOSED BY : Oblack Tsai

2. RECORD OF REVISION

DATE	SHEET No.	SUMMARY

3. GENERAL DATA

3.1 DISPLAY FEATURES

This module is a 12.3" HSXGA of 8:3 format of amorphous silicon TFT. The pixel format is vertical stripe and sub pixels are arranged as R(red), G(green), B(blue) sequentially .This display is RoHS compliant , and COG (chip on glass) technology and LED backlight are applied on this display.

Part Name	TX31D200VM0BAA
Module Dimensions	320.0(W) mm x 130.0(H) mm x 12.1 (D) mm
LCD Active Area	291.84(W) mm x 109.44(H) mm
Pixel Pitch	0.228(W) mm x 0.228(H) mm
Resolution	1280 x 3(RGB)(W) x 480(H) Dots
Color Pixel Arrangement	R, G, B Vertical stripe
LCD Type	Transmissive Color TFT; Normally Black
Display Type	Active Matrix
Number of Colors	16.7M Colors (8-bit RGB)
Backlight	Light Emitting Diode (LED)
Weight	540 g
Interface	LVDS ; 20 pins
Power Supply Voltage	3.3V for LCD; 12.0V for Backlight
Power Consumption	0.83 W for LCD ;7.7W for backlight
Viewing Direction	Super Wide Version (In Plane Switching)

4. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit	Remarks
Supply Voltage	V_{DD}	-0.3	4.0	V	-
Input Voltage of Logic	V_I	-0.3	$V_{DD}+0.3$	V	Note 1
Operating Temperature	T_{op}	-30	80	°C	Note 2
Storage Temperature	T_{st}	-40	90	°C	Note 2
Backlight Input Voltage	V_{LED}	-	15	V	-

Note 1: The rating is defined for the signal voltages of the interface such as CLK and pixel data pairs.

Note 2: The maximum rating is defined as above based on the chamber temperature, which might be different from ambient temperature after assembling the panel into the application. Moreover, some temperature-related phenomenon as below needed to be noticed:

- Background color, contrast and response time would be different in temperatures other than 25°C.
- Operating under high temperature will shorten LED lifetime.


5. ELECTRICAL CHARACTERISTICS

5.1 LCD CHARACTERISTICS

$T_a = 25\text{ }^\circ\text{C}$, $V_{SS} = 0\text{V}$

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remarks
Power Supply Voltage	V_{DD}	-	3.0	3.3	3.6	V	-
Input Voltage of Logic	V_I	"H" level	-	-	+100	mV	Note 1
		"L" level	-100	-	-		
Power Supply Current	I_{DD}	$V_{DD}-V_{SS}=3.3\text{V}$	-	250	325	mA	Note 2,3
Frame Frequency	f_{Frame}	-	55	60	65	Hz	-
CLK Frequency	f_{CLK}	-	40	43.2	46.2	MHz	

Note 1: VCM 1.2V is common mode voltage of LVDS transmitter and receiver. The input terminal of LVDS receiver is terminated with 100Ω .



Note 2: An all white pattern is used when measuring I_{DD} . f_{Frame} is set to 60Hz.

Note 3: 1.0A fuse is applied in the module for I_{DD} . For display activation and protection purpose, power supply is recommended larger than 2.5A to start the display and break fuse once any short circuit occurred.

5.2 BACKLIGHT CHARACTERISTICS

$T_a = 25\text{ }^\circ\text{C}$

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remarks
LED Input Voltage	V_{LED}	-	11.5	12.0	12.5	V	Note1
LED Forward Current	I_{LED}	0V; 0% duty	570	640	710	mA	Note 2
		3.3VDC; 100% Duty	10	20	30		
LED lifetime	-	$I_{LED}=640\text{ mA}$	-	70K	-	hrs	Note 3

Note 1: As Fig. 5.1 shown LED current is constant, 640 mA, controlled by the LED driver when applying 12V V_{LED} .

Note 2: Dimming function can be obtained by applying DC voltage or PWM signal from the display interface CN1. The recommended PWM signal is 1K ~10K Hz with 3.3V amplitude.

Note 3: The estimated lifetime is specified as the time to reduce 50% brightness by applying 640 mA at 25 °C.




Fig 5.1

6. OPTICAL CHARACTERISTICS

The optical characteristics are measured based on the conditions as below:

- Supplying the signals and voltages defined in the section of electrical characteristics.
- The backlight unit needs to be turned on for 30 minutes.
- The ambient temperature is 25 °C .
- In the dark room less than 100 lx, the equipment has been set for the measurements as shown in Fig 6.1.

$$T_a = 25\text{ }^{\circ}\text{C}, f_{Frame} = 60\text{ Hz}, V_{DD} = 3.3\text{V}$$

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remarks	
Brightness of White	-	$\phi = 0^{\circ}, \theta = 0^{\circ},$ $I_{LED} = 640\text{mA}$	800	1000	-	cd/m ²	Note 1	
Brightness Uniformity	-		70	-	-	%	Note 2	
Contrast Ratio	CR		500	1000	-	-	Note 3	
Response Time	Tr + Tf	$\phi = 0^{\circ}, \theta = 0^{\circ}$	-	25	-	ms	Note 4	
NTSC Ratio	-	$\phi = 0^{\circ}, \theta = 0^{\circ}$	-	70	-	%	-	
Viewing Angle	θ_x	$\phi = 0^{\circ}, CR \geq 10$	-	85	-	Degree	Note 5	
	$\theta_{x'}$	$\phi = 180^{\circ}, CR \geq 10$	-	85	-			
	θ_y	$\phi = 90^{\circ}, CR \geq 10$	-	85	-			
	$\theta_{y'}$	$\phi = 270^{\circ}, CR \geq 10$	-	85	-			
Color Chromaticity	Red	X	$\phi = 0^{\circ}, \theta = 0^{\circ}$	0.60	0.65	0.70	-	Note 6
		Y		0.27	0.32	0.37		
	Green	X		0.25	0.30	0.35		
		Y		0.56	0.61	0.66		
	Blue	X		0.10	0.15	0.20		
		Y		0.01	0.06	0.11		
	White	X		0.25	0.30	0.35		
		Y		0.28	0.33	0.38		

Note 1: The brightness is measured from 9 point of the panel, P1~P9 in Fig. 6.2, for the average value.

Note 2: The brightness uniformity is calculated by the equation as below:

$$\text{Brightness uniformity} = \frac{\text{Min. Brightness}}{\text{Max. Brightness}} \times 100\%$$

which is based on the brightness values of the 9 points in active area measured by BM-5 as shown in Fig. 6.2.




Fig 6.1




Fig 6.2

Note 3: The Contrast Ratio is measured from the center point of the panel, P5, and defined as the following equation:

$$CR = \frac{\text{Brightness of White}}{\text{Brightness of Black}}$$

Note 4: The definition of response time is shown in Fig. 6.3. The rising time is the period from 10% brightness to 90% brightness when the data is from black to white. Oppositely, Falling time is the period from 90% brightness falling to 10% brightness.




Fig 6.3

Note 5: The definition of viewing angle is shown in Fig. 6.4. Angle ϕ is used to represent viewing directions, for instance, $\phi = 270^\circ$ means 6 o'clock, and $\phi = 0^\circ$ means 3 o'clock. Moreover, angle θ is used to represent viewing angles from axis Z toward plane XY.

The display is super wide viewing angle version; 85° viewing angle can be obtained from each viewing direction.





Fig 6.4

Note 6: The color chromaticity is measured from the center point of the panel, P5, as shown in Fig. 6.2.

7. BLOCK DIAGRAM



Note : Signals are CLK and pixel data pairs.


8. LCD INTERFACE

8.1 INTERFACE PIN CONNECTIONS

The display interface connector CN1 is FI-SEB20P-HF13E made by JAE and pin assignment is as below:

Pin No.	Signal	Signal	Pin No.	Signal	Signal
1	V _{DD}	Power Supply for Logic	11	IN2-	Pixel Data
2	V _{DD}		12	IN2+	
3	V _{SS}	GND	13	V _{SS}	GND
4	V _{SS}		14	CLK IN-	Pixel Clock
5	IN0-	Pixel Data	15	CLK IN+	
6	IN0+		16	V _{SS}	GND
7	V _{SS}	GND	17	IN3-	Pixel Data
8	IN1-	Pixel Data	18	IN3+	
9	IN1+		19	SD	Scan Direction Control (Note 1)
10	V _{SS}	GND	20	DIM	Brightness dimming (Note 3)

Note 1: Scan direction is available to be switched as below.



SD : Low or Open (Default)



SD : High


Note 2: IN_n- and IN_n+ (n=0,1,2,3), CLK IN- and CLK IN+ should be wired by twist-pairs or side-by-side FPC patterns, respectively.

Note 3: Normal brightness: 0V or 100% PWM duty ; Brightness control: 0V to 3.3V DC or 0% to 100% PWM duty.

The backlight interface connector CN2 is SM02(8.0)B-BHS-1-TB made by JST, and pin assignment is as below:

Pin No.	Signal	Level	Function
1	V _{LED+}	-	Power Supply for LED
2	V _{LED-}	-	GND


8.2 LVDS INTERFACE



Note 1: LVDS cable impedance should be 100 ohms per signal line when each 2-lines (+,-) is used in differential mode.

Note 2: The recommended transmitter, THC63LVDM83R, is made by Thine or equivalent, which is not contained in the module.

8.3 LVDS DATA FORMAT



DE: Display Enable

NA: Not Available

8.4 TIMING CHART




Fig. 8.1 Horizontal Timing




Fig. 8.2 Vertical Timing




Fig. 8.3 Setup & Hold Time

8.5 TIME TABLE

The column of timing sets including minimum, typical, and maximum as below are based on the best optical performance, frame frequency (Vsync) = 60 Hz to define. If 60 Hz is not the aim to set, less than 65 Hz for Vsync is recommended to apply for better performance by other parameter combination as the definitions in section 5.1.


A. Horizontal and Vertical Timing

Item		Symbol	Min.	Typ.	Max.	Unit
Horizontal	CLK Frequency	fclk	40	43.2	46.2	M Hz
	Display Data	thd	1280			CLK
	Cycle Time	th	1337	1360	1400	
Vertical	Display Data	tvd	480			H
	Cycle Time	tv	500	530	555	

B. Setup and Hold Time

Item		Symbol	Min.	Typ.	Max.	Unit
CLK	Duty	Tcwh	40	50	60	%
	Cycle Time	Tcph	21.7	25	-	ns
Data	Setup Time	Tdsu	8	-	-	
	Hold Time	Tdhd	8	-	-	
DE	Setup Time	Tesu	8	-	-	
	Hold Time	Tehd	8	-	-	

8.6 LVDS RECEIVER TIMING




$$R_{inX} = (R_{inX+}) - (R_{inX-}) \quad (X=0, 1, 2, 3)$$

	Item	Symbol	Min.	Typ.	Max.	Unit
CLK	Cycle frequency	$1/t_{CLK}$	40	43.2	46.2	MHz
R_{inX} ($X=0,1,2,3$)	0 data position	t_{RP0}	$1/7^* t_{CLK} - 0.4$	$1/7^* t_{CLK}$	$1/7^* t_{CLK} + 0.4$	ns
	1st data position	t_{RP1}	-0.4	0	+0.4	
	2nd data position	t_{RP2}	$6/7^* t_{CLK} - 0.4$	$6/7^* t_{CLK}$	$6/7^* t_{CLK} + 0.4$	
	3rd data position	t_{RP3}	$5/7^* t_{CLK} - 0.4$	$5/7^* t_{CLK}$	$5/7^* t_{CLK} + 0.4$	
	4th data position	t_{RP4}	$4/7^* t_{CLK} - 0.4$	$4/7^* t_{CLK}$	$4/7^* t_{CLK} + 0.4$	
	5th data position	t_{RP5}	$3/7^* t_{CLK} - 0.4$	$3/7^* t_{CLK}$	$3/7^* t_{CLK} + 0.4$	
	6th data position	t_{RP6}	$2/7^* t_{CLK} - 0.4$	$2/7^* t_{CLK}$	$2/7^* t_{CLK} + 0.4$	

8.7 DATA INPUT for DISPLAY COLOR

Input color	Red Data								Green Data								Blue Data														
	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0							
	MSB								LSB								MSB								LSB						
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0							
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0							
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0							
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1							
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1							
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1							
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0							
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1							
Red	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:								
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:								
	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
Green	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0								
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0								
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:								
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:								
	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0								
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0								
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0								
Blue	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1								
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0								
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:								
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:								
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0								
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0								
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1								

8.8 POWER SEQUENCE




Note 1: In order to avoid any damages, V_{DD} has to be applied before all other signals. The opposite is true for power off where V_{DD} has to be remained on until all other signals have been switch off. The recommended time period is 1 second. Hot plugging might cause display damage due to incorrect power sequence, please pay attention on interface connecting before power on.

Note 2: In order to avoid showing uncompleted patterns in transient state. It is recommended that switching the backlight on is delayed for 1 second after the signals have been applied. The opposite is true for power off where the backlight has to be switched off 1 second before the signals are removed.


9. OUTLINE DIMENSIONS

9.1 FRONT VIEW



General Tolerance:±0.5mm
Scale : NTS
Unit : mm

9.2 RAER VIEW



General Tolerance: ±0.5mm
 Scale : NTS
 Unit : mm

DATA MODUL

Passion Displayed



All good things come in threes:

With **Hardware**, **Software** and **Services**, we realise unique display solutions that turn your ideas into reality.

www.data-modul.com

